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CEG/EE 260 

Introduction to Digital Hardware 

Wright State University 

Spring Quarter 2006 

Instructor: Michael Wier 
Email: michael.wier@wright.edu or mikewier@aol.com 
Phone: 937-433-0928 (H) 
Office Hours: By appointment, email or phone. 
Text: Mano and Kime, Logic and Computer Design Fundamentals, 3d Edition 
Time: Lecture Monday, Wednesday, 2:45 PM to 4:00 PM 
Lab per section schedule 
Location: Lecture 154 Russ, Lab 355 Russ 
Description: This course will introduce the concepts used in designing digital systems. 
Number systems, Boolean algebra, logic minimization, combinational and 
sequential digital circuits will be covered. 
Expected Outcomes: Upon completion of the course the student should: 
• Understand Binary, Octal, Hex, and BCD number systems 
• Be able to minimize a design 
• Understand hierarchical design methodology 
• Be able to design simple digital systems, both combinational and sequential 
Class Preparation: Students should read the scheduled sections BEFORE the class on those 
sections. 
Attendance: Students are responsible for all business and material covered in class. 
Grading: 
• Homework, Quizzes - 30% 
• Lab-30% 
• Midterm - 20% 
• Final-20% 
Policies, Procedures, and notes: 
Academic integrity is expected, and university policies will be followed. You are 
encouraged to form study groups, but all work turned in must be yours. 
Labs are a vital part of the course to insure understanding of digital design concepts. All 
labs must be completed, and the lab portion must be passed to pass the course. 
Homework demonstrates the type of problems a digital designer will encounter in 
industry, and as such are a major portion of the grade. To enable you to earn the highest 
possible score in the homework section, you may turn in extra problems from the same 
chapter assigned (but extra problems may not be ones with answers on the text 
website!). If any of the assigned problems are incorrect, but an extra problem is correct, 
the correct problem will count. For example, in the first week, if only assigned problem 1­
5 is incorrect, but extra problem 1-6 is correct, full credit will be given for the homework. 
It goes without saying that all assigned problems must be done before any extra 
problems can be counted. 
Homework turned in late will earn only half credit, but you will have the opportunity to 
earn full credit. Just do twice as many problems. 
All homework should be done legibly, on one side of the paper only, with your name on 
each page. 
As an adjunct, I do not have a regular office at WSU, but I will be available for individual 
assistance as required. I plan to be available Mondays and Wednesdays from 1 :00 PM 
until class starts. I will also be available at other times by appointment. Please use email 
or phone to set up a time. I will also be available by phone at home, usually from 9:00 
AM until 9:00 PM. 
Course Schedule 
Session Date Topic 
1 3127106 Introduction, Number systems 
2 3/29/06 Number Systems 
3 4/3/06 Boolean Algebra, Gates 
4 415106 Optimization, Karnaugh Maps 
5 4/10/06 Karnaugh Maps, Optimization 
6 4/12/06 Complex Gates 
7 4/17/06 Design Considerations 
8 4/19/06 Technology and Verification 
9 4124106 Programmable Technologies 
10 4/26/06 Midterm Exam 
11 5/1/06 Encoders/Decoders 
12 5/3/06 Decoders/Multiplexers 
13 5/8/06 Combinational LSI 
14 5/10/06 Arithmetic Circuits 
15 5/15/06 Latches 
16 5/17/06 Flip Flops 
17 5122106 Registers 
18 5124106 Counters 
19 5/29/06 Memorial Day 
20 5/31/06 Review 
21 617106 Final Exam 3:15 ­ 5:15PM 
Reading 
1.1 - 1.3 
1.4-1.7 
2.1 - 2.2 
2.3- 2.4 
2.5 - 2.6 
2.7-2.10 
3.1 - 3.3 
3.4 - 3.5 
3.6 - 3.7 
4.1 - 4.3 
4.4 -4.5 
4.6 
5.1 - 5.4 
6.1 -6.2 
6.3 - 6.6 
7.1 
7.6 
Homework Labs Due 
1-1, 1-2, 1-3, 1-5, 1-7, 1-14, 1-16, 
1-20, 1-23 
2-2, 2-3, 2-6, 2-7, 2-12, 2-13, 2-14 1 
2-15, 2-16, 2-18, 2-22, 2-24, 2-27, 
2-29 
3-1, 3-3, 3-4, 3-9, 3-10, 3-13, 3-26 
2 
3 
4-4, 4-5, 4-8, 4-13, 4-15, 4-24, 4­
25 
4 
4-27, 4-35, 5-1, 5-4, 
5 
6-1, 6-5, 6-8, 6-9, 6-11, 6-16 
6 
7-1, 7-14, 7-18 
7 
